module top_module (
    input in1,
    input in2,
    input in3,
    output out);

    wire out0;
    wire in4;
    
    xor x1 (out0, in1, in2);
    not n1 (in4, out0);
    xor x2 (out, in4, in3);
    
endmodule
